A practical approach to switching-loss reduction in a large-capacity static VAr compensator based on voltage-source inverters by Fujita, Hideaki et al.
Engineering
Electrical Engineering fields
Okayama University Year 2000
A practical approach to switching-loss
reduction in a large-capacity static VAr
compensator based on voltage-source
inverters
Hideaki Fujita Shinji Tominaga
Okayama University Okayama University
Hirofumi Akagi
Okayama University
This paper is posted at eScholarship@OUDIR : Okayama University Digital Information
Repository.
http://escholarship.lib.okayama-u.ac.jp/electrical engineering/33
A Practical Approach to Switching-Loss Reduction in a Large-Capacity 
Static Var Compensator Based on Voltage-Source Inverters 
Hideaki Fujita, Member, IEEE, Shinji Tominaga, and Hirofumi Akagi, Fellow, IEEE 
Department of Electrical Engineering, Okayama University 
Okayma-city, 700-8530, JAPAN 
Abstmct- This paper presents a simple method for re- 
duction of switching and snubbing losses in a Large-capacity 
SVC (static w compensator) consisting of multiple voltage- 
source square-wave inverters. The proposed method is char- 
acterized by a “commutation capacitor” eonneeted in paral- 
lel with each switching device. The commutation capacitor 
allows the SVC to perform aerc-voltage switching, and to 
reduce switching losses. The electric charge stored in the 
commutation capacitor is not dissipated, but regenerated to 
the de-link capacitor. Moreover, a so&-startinq method for 
the SVC is also presented to avoid forming a short circuit 
across the commutation capacitor during start up. 
Index Term- static var compensators, reactive power, 
soft switching, zero-voltage switching. 
I. INTRODUCTION 
Static var compensators (SVC) consisting of multiple 
voltagesource inverters using GTO thyristors have been 
researched and developed for improving power factor and 
stability of transmission systems. SVCs have the ability to 
adjust the amplitude of the synthesiaed ac voltage of the 
inverters by means of pulse width modulation or by con- 
trol of the dc-link voltage, thus drawing either leading or 
lagging reactive power from the supply. 
Both high efficiency and high reliability are required for 
SVCs used in practical power systems. A pulse-width- 
modulated SVC [1]-151, in which the dc-link voltage is con- 
trolled to remain at a constant value, can respond rapidly 
to a change in reactive power at the expense of increas- 
ing the switching and snubbing losses. On the other hand, 
a dc-link voltage controlled SVC [SI-[lo], which is oper- 
ated at  a switching frequency of 50 or 60 Hz, produces 
reduced switching and snubbing losses, compared with an 
SVC based on PWM. 
However, the switching and snubbing losses would not 
be negligible, as the required rating of the dc-link voltage 
controlled SVC is large. When the SVC draws a leading or 
lagging reactive power, the supply current leads or lags by 
90” from the supply voltage. In other words, each voltage- 
source square-wave inverter used in the SVC is turned on 
or off at the peak of the supply current. A turn-off snub- 
bing circuit commonly used in GTO inverters consists of a 
capacitor, a resistor and a diode. The snubbing capacitor 
is designed to suppress a surge voltage appearing at  the 
peak current. Unfortunately, the electrical charge stored 
in the snubbing capacitor is usually consumed in the resis- 
tor. Various types of regenerative snubbing circuits 1111- 
1131 have been proposed to solve this problem, which regen- 
erates the energy stored in the snubbing capacitor to the 
dc-link capacitor. However, it would not be expected to r e  
generate it with high efficiency because additional passive 
and active components are employed. Soft-switching tech- 
niques based on aero-voltage or zerecnrrent switching have 
been introduced into voltage and current-source inverters 
1141-[22]. In order to achieve zero-voltage or zero-current 
switching, a resonant current flows through the switching 
device, or a resonant voltage is applied across the device. It 
is difficult to apply the soft-switching techniques to large- 
capacity SVCs because of increasing the current or voltage 
ratings of the switching devices. Such a complicated circuit 
spoils reliability of the SVCs in practical applications. 
This paper proposes a simple method for reduction of 
switching and snubbing losses in a dc-link voltage con- 
trolled SVC. The method capable of achieving zerc-voltage 
switching is characterkd by a “commutation capacitor” 
which is connected in parallel with each switching device 
[lo]. The commutation capacitor enables the switching de- 
vice to be turned on or off at a aero-voltage condition, 
thus leading to reduction of surge voltage and switching 
loss without dissipation, unlike a conventional snubbing cir- 
cuit. Parallel-connected capacitors to perform aerc-voltage 
switching are also used in a soft-switching converter 1141- 
[19]. The commutation capacitor presented in this paper is 
similar to the parallel capacitor used in the soft switching 
converters, but it is different in terms of not requiring any 
additional resonant circuit or auxiliary switch. The sup- 
ply current automatically discharges the electrical charge 
stored in the commutation capacitor, and regenerates it 
to the dc-link capacitor without superimposition of any 
resonant current or voltage. Therefore, connection of the 
commutation capacitor does not increase the current or 
voltage ratings of the switching devices, and it achieves 
high reliability of the SVC in practical use. Experimental 
results obtained from a laboratory setup rated at 10 kvar 
are shown to verify the viability of the operating principle 
of the commutation capacitor. Moreover, a soft-starting 
sequence, which performs the aero-voltage switching even 
during start up, is also presented and demonstrated in this 
paper. 
11. SYSTEM CONFIGURATION 
Fig. 1 shows the experimental system of a 10-kVA static 
vitr compensator (SVC) consisting of four voltage-source 
square-wave inverters, a qud-series transformer and a dc- 
link capacitor. The system ratings and circuit parameters 
are shown in Table I. The dc links of the four voltage-source 
inverters are connected in parallel with the common dc-link 
capacitor of Cdc = 500 pF. A starting resistor R d ,  is con- 
nected to the dc-link capacitor via a switch SWdc, which is 
used for the starting sequence discussed later. The ac ter- 
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Fig. 1. Experimental system 
Fig. 2. Connection of quad-series transformer TABLE I 
RATINGS AND CIRCUIT PARAMETERS 
minals of the inverters are interfaced with the supply via 
the quad-series transformer. Fig. 2 shows the detailed con- 
nections of the quad-series transformer. The transformer 
consists of four three-phase transformers. The secondary 
windings of each transformer are connected in A, while 
the primary windings are separated phase by phase, and 
led out to six terminals. Although each inverter produces 
a six-step rectangular voltage waveform, the synthesized 
lineto-line voltage is formed as a 24-step waveform by a p  
plying a phase shift of f-7.5" to the supply voltage. 
The SVC adjusts the dc-link voltage from 200 to 250 V 
in order to control an amount of reactive power. When the 
ac output voltage of the SVC lags to the supply, a small 
m o u n t  of active power flows from the supply to the dc- 
link capacitor, and the dc-link voltage rises up. Then the 
amplitude of the ac output voltage also increases, and thus 
the SVC draws a leading reactive power from the supply. 
Fig. 3 shows the circuit configuration of each voltage- 
source inverter. A bipolar junction transistor integrated 
with an anti-parallel diode is used as a switching device 
in the following experiments. GTO thyistors, IGCTs or 
IGBTs would be used in a practical system. Each transistor 
is equipped with a commutation capacitor C in parallel, 
instead of a conventional snubbing circuit consisting of a 
capacitor, diode and resistor. The commutation capacitor 
enables the transistor to be turned on or off at zero voltage. 
Moreover, the electrical charge in C is not dissipated in any 
switching device or resistor but regenerated to the dc-link 
capacitor, so that a large capacitor can be employed to 
improve the turn-off capability of the switching device. 
C 
I 
C C C 
Fig. 3. Main circuit of inverter unit. 
111. COMMUTATION CAPACITOR 
The commutation capacitor is similar to a loss-less snub- 
bing circuit used in a high-frequency resonant inverter [23]. 
The Ims-less snubbing capacitor enables the high-frequency 
resonant inverter to perform zero-voltage switching when 
the inverter is operated with a lagging power factor. On 
the other hand, the commutation capacitor allows the tran- 
sistor to be operated with zero-voltage switching when a 
leading reactive power is drawn from the supply. How- 
ever, the commutation capacitor differs from the Ices-less 
snubbing circuit in terms of the amplitude of the current 
being turned off by the transistor. The power factor seen 
from the output terminals in the high-frequency resonant 
inverter may be near unity, while the power factor in the 
SVC is almost zero. The transistor is turned off near zero 
current in the high-frequency resonant inverter, whereas it 
is turned off at the peak of the inverter current in the SVC. 
A .  Opemting Principle 
Fig. 4 shows the operating principle of a commutation ca- 
pacitor connected in parallel with each transistor. Fig. 4(a) 
is a simplified circuit for one phase of the inverter unit. 
Here, it is assumed that the dc link is two dc voltage 
sources VjJ2, the neutral point of which is connected to 
the ground. A practical inverter has no connection of its dc 
link to the ground, and the ground current in this equiv- 
alent circuit in fact flows to the supply through the other 
phases. 
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he turned on under zero-voltage and zero-current condition 
after DU turns off hecause the gating signal is continuously 
provided to Qu. 
The commutation capacitors enable aero-voltage tnrn- 
off, and zero-voltage and zero-current turn-on under the 
condition that the SVC takes a leading reactive power 
from the supply as shown in Fig.5. If the SVC drew a 
lagging reactive power, the commutation capacitors would 
not work well because the inverter current would not d ie  
charge the commutation capacitors, and then the electrical 
charge would he shorted out at the instant the transistor 
is turned on. Therefore, the SVC equipped with the com- 
mutation capacitors should he operated so as to take a 90" 
leading reactive power, that is, to behave as a capacitor. 
B. Design of Capaeatance 
The capacitance of the commutation capacitor should he 
designed to reduce the rate of voltage rise dvldt at the peak 
value of the maximum inverter current. Since half of the 
inverter current flows through each commutation capacitor, 
the voltage across the commutation capacitor in Fig. 5(c) 
is given by 
where C is a capacitance value of the commutation capac- 
itor. As shown in Fig.5, v~ = 0 before t = Toff, while 
v~ = &, after t ='To,. Equation (1) is represented as 
where I is the rms value of the inverter current i. 
An amount of active power is drawn from the supply, and 
it is delivered to the dc link during the period of Fig. 5(d). 
On the contrary, the active power flows out to the supply 
during the period of Fig. 5(h), because the current direction 
is opposite to the supply voltage. Assuming that no power 
consumption occurs in the SVC, the conducting period of 
the transistor is equal to that of the free-wheeling diode: 
Fig. 5. Voltage and current waveforms in the voltage-source inverter Toff = -To,. The phase angle 6, at 
turned off, is given by 
the transistor is 
equipped with commutation capacitors. 
The voltage and current waveform in the simplified cir- 
cuit are shown in Fig. 5. At first, it is assumed that the 
lower transistor QL is conducting and the inverter c w e n t  
i is flowing through QL as shown in Fig.4(h). The voltage 
across the upper commutation capacitor, vu is the same 
as the dc-link voltage V& while the lower-capacitor voltage 
WL is zero. The lower transistor QL can be turned off at 
zero voltage at the instant that the gating signal is removed 
from QL. During the commutation shown in Fig. 4(c), half 
of the inverter current i / 2  flows through the commutation 
capacitor CU and discharges CU, and the other half charges 
CL. When the upper-capacitor voltage vu reaches zero and 
CL is charged to V,, the free-wheeling diode DU starts to 
conduct as shown in Fig. 4(d). The gating signal is provided 
to Qu while Du conducts. The upper transistor QU can 
Equation (1) is represented by the following equation. 
0 
vie I 
U L ( t )  = -+- 
2 &wc 
(-.IW 5 t < -414 
(@/U 5 t < n/w) 
sinwt ( -4/w 5 t < 4 / w )  
(4) 
i V& 
The commutation capacitor is usually charged or dis- 
charged around the peak of the inverter current because 
the SVC can take only a leading reactive power. When the 
commutation period is much shorter than a period of the 
supply frequency, the inverter current i can he assumed as 
a constant value during the commutation. Therefore, the 
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rate of voltage rise, du l /d t  is given by 
dur. f i I  -= -. 
dt 2C (5 )  
The rated supply current of the 10-kVA laboratory setup 
used in the following experiments is 30 A, and the turn ratio 
of the quad-series transformers is 1:3. Thus, the rated rms 
current of each inverter is 10 A. The rate of voltage rise is 
designed to be du/dt = 7 V/ps at the rated current where 
the commutation period of time is 30 ps, that is, ten times 
as long as the storage time of the transistor. The required 
capacitance d u e  of the commutation capacitor is obtained 
from (5) as follows: 
= 1.0 pF. 
f i x 1 0  c= 
2 x 7 x 106 
Here, consider the capacitance of the commutation ca- 
pacitor in a case of using a GTO thyristor rated a t  6 kV 
and 6 kA, which is used around a dc-link voltage of 3 kV 
aud a rms current of 2 kA. The capacitance scaled up for 
the GTO thyristor is 
2 x 103 250 
1.0 x 10-6 x ___ ~ = 17 pF. io  3 x 103 
In general, the GTO thyristor is equipped with a snub- 
bing capacitor of 6 pF. The scaled commutation capacitor 
is three times as large as that in the generally-designed 
snubbing capacitor. The voltage rise rate of the scaled 
commutation capacitor is 
while duldt in the generally-designed snubbing capacitor is 
given by 
Note that du/dt in the commutation capacitor is 1/13 of that 
in the generally-designed snubbing capacitor. The reason 
is that the inverter current flows through either upper or 
lower snubbing capacitor during commutation in the con- 
ventional snubbing circuit consisting of a 6-pF capacitor, 
a resistor and a diode, because the time constant decided 
by the 6-pF capacitor and the resistor is longer than the 
commutation period. If the snubbing capacitor were in- 
creased to 36 pF, that is, six times as large as the generally- 
designed capacitor, dvldt  could be reduced to 116, while 
the loss caused by the 3GpF capacitor is six times as large 
as that caused by the 6-pF capacitor. Installing a 17-pF 
commutation capacitor without causing any snubbing loss 
significantly improves the turn-off capability of the GTO 
thyristor for protection against overcurrent in line-tc-line 
or lineteground faults. 
Fig. 6. Voltage and current waveforms in the c a ~ e  of connecting the 
starting resistor Rd,. 
IV. STARTING METHOD OF THE SVC EQUIPPED WITH 
In normal operation, the electric charge stored in the 
commutation capacitor is discharged by the inverter cur- 
rent, and it is not dissipated. However, if a transistor shorts 
out the charged commutation capacitor, a significant surge 
voltage and spike current may occur. Even when the SVC 
starts up, it is required to avoid such a short circuit of 
the commutation capacitor. Therefore, the following spe- 
cial sequence is developed to achieve aerc-voltageswitching 
operation during the start up of the SVC. 
A .  Soft-Starting Sequence 
No gating signal is provided to any transistor before 
start of the SVC. The six freewheeling diodes form a diode 
bridge rectifier. Assuming that no power consumption oc- 
curs in the SVC, the dc-link capacitor is charged to the 
maximum line-tdine voltage of the supply. If a transistor 
were turned on, the transistor would short the commuta- 
tion capacitor out. 
At first, the starting resistor R& is connected with the 
dc-link capacitor. The voltage and current waveform are 
shown in Fig. 6. The starting resistor works as a dc load 
for the diode rectifier, so that the dc-link voltage slightly 
decreases. Then each freewheeling diode conducts only 
around the peak voltage of the supply to provide a dc 
current to the starting resistor Rh. A gating signal can 
be provided to a transistor while the corresponding diode, 
which is connected in anti-parallel with the transistor, is 
conducting. Here no transistor shorts out the commuta- 
tion capacitor because the voltage across the Commutation 
capacitor is zero. 
In the next step, the time period of providing the gat- 
ing signal is extended as shown in Fig. 7. The transistor 
is turned on with aerc-voltage and zero-current switching 
THE COMMUTATION CAPACITOR 
466 
phase angle d [degl 
Fig. 8. Relationship between commutation angle 4 and reactive 
power Isq. 
I '  
DL , n 
Qu 
QL p I !  n 
GL n 
I !  I h  
I 
GU I 1  p 
I  TO^ & 
(b) (4 (4 
Fig. 7. Voltage and current waveforms during the starting sequence. 
as soon as the corresponding diode turns off, because the 
gating signal is continuously provided. Note that for ex- 
ample, lower capacitor voltage VL in Fig. 7 is zero during 
the conducting period of transistor QL, so that removing 
the gating signal turns QL off with aero-voltage switching. 
Figs. 5 and 7 are the same, except for the turn-off timing 
of the transistor. Extending the conduction period of the 
transistor increases the conduction period of the diode, and 
then the operating condition approaches Fig. 5 .  
However, quick extension of the conducting period may 
cause flux saturation in the quad-series transformer due 
to producing a dc or low-frequency voltage in the inverter 
output. To avoid flux saturation, the turn-off timing should 
be gradually delayed from 90' to 0. After the delay angle 
reaches almost zero, the starting resistor can be detached 
from the dc link because the conducting period of the diode 
and transistor has already been established. 
B. Controllable Range of Leading Reactive Power 
Taking the commutation period 4 into account, the fut- 
damental component of the inverter output voltage in (4) 
is given by 
. (6) (24 fsin24)Z 27rwc v, = - uL(t)  sinwt dt = 
The fundamental voltage at the primary side of the trans- 
former is m/nVf, where m is a number of series-connected 
inverters, and n is the turn ratio of the series-connected 
transformer. Disregarding the active power, the reactive 
power component included in the supply current is ob- 
280 
270 z 260 
J 2Y) 
0 240 
M 
r; m ~ Y I  p 2 8  
2 *!I1 
2 zw 
v 190 
I 10 180 
phase angle 4 [deg] 
Fig. 9. Relationship between commutation angle 4 and de-link volt- 
age vdc. 
tained from the circuit shown in Fig. 1 as: 
Applying (3) and (6) to (7) yields the reactivepower com- 
ponent Isq as follows: 
The dc-link voltage Vd, is given by 
Figs. 8 and 9 show the supply reactive current Zs, and 
the dc-link voltage V& with respect to the phase angle 4. 
The circuit constants shown in Table I are used for this 
calculation. The minimum value of the dc-link voltage V& 
appears at 4 = 9.8", which is about 195 V. In the range of 
4 < 9.8", ZS, increases with the dc-link voltage Vh, accord- 
ing to decreasing @. The control characteristics are almost 
the same as those without commutation capacitors, and a 
feedback control of the reactive power allows a response as 
fast as 3 ms in this range. 
However, V& increases with 4 in the range of the phase 
angle 4 > 9.8", whereas almost no change occurs in Zs,. 
This is caused by the wave shape of the output voltage, 
which changes from trapmoid to sinusoid as shown in 
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Figs. 5 and 6. Irrespective of the rise of the dc-link voltage 
V,, the fundamental output voltage V, is almost constant. 
Thus, a wide control of $ is required to adjust the reactive 
power in this range, which may cause a flux saturation in 
the quad-series transformer and/or instability in feedback 
control. The experimental setup introduces feedback con- 
trol in the range of $ < lo”, thus resulting in stable control 
of a leading reactive power in a range from 3% to 100%. 
V. CONTROL CIRCUIT 
Fig. 10 shows a block diagram of the control circuit. A 
PLL (phaselocked loop) circuit with a 16-bit counter is 
used to generate the phase information wt.  The PLL circuit 
produces a pulse train of 3 MHz, which is used as a clock 
pulse for the counter. The counter in Fig. 10 consists of a 
cascade of an 11-bit binary counter <and a 24-step counter, 
and the PLL circnit synchronkes the counters with the 
supply frequency. 
A gate controller for one leg consists of two 16-bit dig- 
ital comparators, two flip-flops, and a diode conduction 
detector. The diode conduction detector shown in Fig. 11 
detects a negative voltage across the transistor, that is, an 
on-state voltage of the freewheeling diode, when the diode 
is conducting. The diode conduction detector consists of 
a specially-designed comparator and a photo coupler for 
isolating the control circnit from the main circuit. Each 
Fig. 12. Internal signals inside the gate controller 
comparator is equipped with a resistor and diode aimed at 
limiting the input voltage while the corresponding transis- 
tor is not conducting. 
Fig. 12 shows an internal signal inside the gate controller. 
The digital comparator decides the turn-off timing for the 
corresponding transistor by means of comparison of the 
phase information wt with the phaseshift reference 4. On 
the other hand, the turn-on timing comes from the diode 
conduction detector. Each flip-flop is reset by a turn-off 
signal from the phase control circuit, and set by tbe con- 
duction signal of the corresponding freewheeling diode as 
shown in Fig. 12. The turn-on timing for the transistor is 
not controlled by the control circuit but decided by the 
conduction state of the freewheeling diode. This is one 
of the simplest and most reliable ways to avoid the short 
circuit of the commutation capacitor. 
Either the PI controller or the soft-starting circuit p r e  
vides the phase reference $ to the gate controller. The r e  
active power drawn by the SVC is controlled by a feedback 
loop based on the instantaneous reactive power theory [l]. 
The angle $ is set to 90” before starting SVC, and grad- 
ually approaches 0 in the soft-starting sequence. The PI 
controller is disabled to avoid the scwalled “wind-up p h e  
nomenon” during the starting sequence, and it is enabled 
after the starting sequence is completed. 
VI. EXPERIMENT RESULTS 
The SVC 
takes a leading reactive power rated at 10 kvar in Fig. 13, 
and takes a leading reactive power as small as 0.7 kvar in 
Fig. 14. Since the upper commutation capacitor voltage 
vlou is a rectangle wave shape, the 24-step voltage wave 
shape appears in the line-tdine voltage generated by the 
SVC, v,b in Fig. 13. The synthesined voltage v,) is dmost 
sinusoidal in Fig. 14 because vl0u has a trapezoidal shape. 
This means that the commutation capacitors have an ad- 
ditional ability of reducing higher-order harmonics. Note 
that all the transistors are turned on or off around the peak 
Figs. 13-16 show experimental waveforms. 
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Pig. 14. Experimental waveforms when the svc takes a leading Fig. 16. Clase-up waveforms under the O.7-kvar operation 
reactive power as small as 0.7 kvar. 
starting resistor can be removed from the dc link after the 
of iso. Large switching: lases and stresses may occur in the starting sequence, The proposed starting sequence allows 
transistors if any soft-switching technique is not applied to the svc to start up without short circuit of the commuta- the inverters. tion capacitors. 
Fins. 15 and 16 are close-up waveforms of the inverter - 
current il, and the lower commutation capacitor voltage 
V ~ ~ L .  After the transistor is turned off, the commutation 
capacitor voltage V I ~ L  gradually rises up and reaches 230 
V in Fig. 15. The commutation period is 35 ps which is 
much longer than the turn-off or rising time inherent in 
the transistor, so that the switching losses and stresses are 
reduced. 
Fig. 17 shows experimental results in soft starting. The 
dc-link voltage before start up is about 260 V in (a) when 
the starting resistor ( R k  = 1 kR) is connected to the dc 
link. No gating signal is provided to any transistor, but 
each free-wheeling diode conducts for 4 ms around the peak 
of the supply voltage. As the phase angle 6 is decreased, 
the dc-link voltage v k  gradually decreases, as shown in (h) 
and (c). The conducting periods of both diodes and tran- 
sistors are increased, and the v l o ~  approaches a rectangle 
waveform. In Fig. 17(d), the SVC completes the starting 
sequence, and runs in a normal operating condition. The 
VII. CONCLUSION 
A new soft-switching technique using "commutation ca- 
pacitors" has been proposed for a largecapacity SVC based 
on voltage-source square-wave inverters. The experimental 
results obtained from the 10-kVA laboratory setup show 
such an advantage of the proposed method as a significant 
reduction of surge voltage and switching loss without dis- 
sipation of the electrical charge in the commutation capac- 
itors. In addition, the soft-starting sequence for the soft- 
switching SVC is also proposed and a controllable range of 
reactive power is theoretically derived. 
The proposed soft-switching technique has a simple cir- 
cuit configuration and does not increase the current or volt- 
age ratings of the switching devices. Therefore, it is suit- 
able for largocapacity SVCs required to draw a leading 
reactive power from the supply. 
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